	SHEET	1_OF_1
ERIAL NO.		
ROUP		
SUBCLASS	FILING DATE IF APPROPRIATE	
· · · · · · · · · · · · · · · · · · ·		
· · · · · · · · · · · · · · · · · · ·		
	<u> </u>	
·	·	
SUBCLASS	TRANSLATION	
	YES	NO .
·		*
<u> </u>		<u></u>
.)		

S ATTY. DOCKET NO. FORM PTO-1449 U.S. Department of Commerce (Rev. 4/92) Patent and Trademark Office 520.43578X00 INFORMATION DISCLOSURE STATEMENT BY APPLICANT **APPLICANT AKITA** (Use several sheets if necessary) G **FILING DATE** March 3, 2004 **U.S. PATENT DOCUMENTS** EXAMINER DOCUMENT NUMBER DATE NAME CLASS INITIAL FOREIGN PATENT DOCUMENTS DOCUMENT NUMBER DATE COUNTRY CLASS QTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc. Sohi, G.S., "Instruction Issue Logic For High-Performance, Interruptible, Multiple Functional Unit, Pipeline Computers, IEEE Transactions on Computers, Vol. 39, No. 3, March 1990, pp 349-359 Fisher, J.A., "Very Long Instruction Word Architectures and ELI-512" Proceedings of the 10th International Symposium on Computer Architecture 1983 Hartenstein, " Coarse Grain Reconfigurable Architectures", ASP-DAÇ 2001, pp 564-569 **DATE CONSIDERED** EXAMINER EXAMINER: Initial if citation is considered, draw line through citation if not in conformance and not considered. Include copy of this form with hext communication to applicant.